

WORLD INTELLECTUAL PROPERTY RGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCI

	(31) International Patent Classification 3:	1	(11) International Publication Numbe	er: WO 92/1
	G06F 9/455, 9/44	A1	(43) International Publication Date:	
1				·

(21) International Application Number:

PCT/US92/01715

(22) International Filing Date:

3 March 1992 (03.03.92)

(30) Priority data:

666,071

7 March 1991 (07.03.91)

US

(71) Applicant: DIGITAL EQUIPMENT CORPORATION [US/US]; 146 Main Street, Maynard, MA 01754 (US).

(72) Inventors: ROBINSON, Scott, G.; 42 Davis Road, Tynsgboro, MA 01879 (US). SITES, Richard, L.; 21 Warren Street, Boylston, MA 01505 (US). WITEK, Richard, T.; 8 Silver Birch Lane, Littleton, MA 01460 (US).

(74) Agents: NATH, Rama, B. et al.; Joyce D. I. (MSO2-3/G3), Digial Equipment Corporation, Powdermill Road, Maynard, MA 01754 (US).

(81) Designated States: AT, AT (European patent), AU, BE (European patent), BF (OAPI patent), BG, BJ (C patent), BR, CA, CF (OAPI patent), CG (OAPI patent), CH, CH (European patent), CI (OAPI patent), (OAPI patent), CS, DE, DE (European patent), DK (European patent), ES, ES (European patent), FR (European patent), GA (OAPI patent), GB, GB ropean patent), GN (OAPI patent), GR (European tent), HU, IT (European patent), JP, KP, KR, LK, LU (European patent), MC (European patent), MG, (OAPI patent), MN, MR (OAPI patent), MW, NL, (European patent), NO, PL, RO, RU, SD, SE, SE (Elpean patent), SN (OAPI patent), TD (OAPI patent), (OAPI patent).

Published

With international search report.

Before the expiration of the time limit for amending claims and to be republished in the event of the receip amendments.

(54) Title: SYSTEM AND METHOD FOR PRESERVING SOURCE INSTRUCTION ATOMICITY IN TRANSLATE PROGRAM CODE

(57) Abstract

A system or method is provided for translating a first program code to a second program code and for executing the second program code wile preserving instruction state-atomicity of the first code. The first program code is executable on a compute having a first architecture adapted to a first instruction set and the second program code is executable on a computer having memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set. A first computer translates the first code instructions to corresponding second code instructions in accordance with a partern code that defines first code instructions in terms of second code instructions. The second code instructions for each first code instruction are organized in a granular instruction sequence. A second computer system is adapted with the second architecture the second program code. During the second code execution, means are provided for determining the occurrence of each asynchronous event during second code execution, and the occurrence of each conflicting write to the memory by another processor, if one is coupled to the memory. In the above mentioned situations, if necessary, first code instruction atomicity and grant larity are preserved by: completely or partially aborting the second code instruction sequence, for a retry; or, delaying processin of an asynchronous event interrupt until after the execution of the second code instruction sequence is complete.

BEST AVAILABLE COPY

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCI on the front pages of pamphlets publishing international applications under the PCT.

ppuc	ations under the PC1.			ML.	Mali
		FI	1-inland	MN	Mongolia
AT'	Austria	FR	France	MR	Mauritania
AU	Australia	GA	Gabon	MW	Malawi
88	Barbalos	GB	United Kingdom	NI.	Netherlands
BE	Belgium	GN	Guinea	NO	Norway
BF	Burkina Faso	GR:	Greece	PL	Poland
BG	Bulgaria	หบ	Hungary	RO	Romania
BJ	Benin	ŧΕ	Ireland	ลบ	Russian Federation
BR	Brazil	iT	Italy	SD	Sudan
CA	('anada	JΡ	Japan	SE	Sweden
CF	Central African Republic	KP	Democratic People's Republic	SN	Senegal
CG	Congo		of Korea	รบ	Soviet Union
CH	Switzerland	KR	Republic of Korea	TD	Chad
CI	Cote d'Ivoire	LI	Liechtenstein	TG	Togo
СМ	Cameroun	LK	Sri Lanka	บร	United States of Americ
CS	Czechoslovakia	LU	Luxembourg		
DE	Germany	MC	Monaco		
DK.	Denmark	MG	Madagascar		
ES	Spain				

WO 92/15946 PCT/US92/01715

SYSTEM AND METHOD FOR PRESERVING SOURCE INSTRUCTION ATOMICITY IN TRANSLATED PROGRAM CODE

BACKGROUND OF THE INVENTION

The present invention relates to systems and methods for adapting program codes for execution on different computer systems and more particularly to systems and methods for translating codes based on one instruction set to codes based on a relatively reduced instruction set while preserving instruction state-atomicity.

In the early years of computer programming, instructions for computer programs were generated at the microcode level. With the development and growth of software engineering, more tasks were combined in single complex instructions executable by computers having a hardware architecture designed for the instruction complexity.

Increasing instruction complexity generally provided increasing price/performance benefits in the developing environment of computer hardware costs and performance capabilities. As a result, complex instruction set codes (CISC) became widely accepted.

With increased instruction complexity, however, it has become more difficult to design system hardware for higher execution speed. Instead, a reduced instruction set code (RISC), coupled with correlated RISC computer hardware architecture, has gained acceptance as a mechanism to lead to significantly improved system price/performance.

A RISC system generally employs simpler basic instructions to direct desired operations. A single RISC instruction normally

15

10

5

20

25

10

15

20

25

specifies a single operation with at most a single memory access. Further, a RISC system normally provides a register for each basic instruction. The instructions in a RISC instruction set are still above the microcode level.

In the typical CISC system, a single instruction may specify a complex sequence of operations and may make many direct accesses to memory. Thus, operations performed by a CISC instruction may require several RISC instructions.

A RISC system is generally designed with optimized hardware and software tradeoffs that provide faster system operation, overall better system performance, and lower system cost relative to available hardware cost and performance capability.

One obstacle to conversion from CISC systems to RISC systems is the existence of large software libraries which have been developed for CISC systems and which are not generally available for RISC systems. When a computer system user chooses to acquire a new computer system, one of the user's major considerations is whether the user's library of application programs can be converted for use on the new computer system, or what the cost of replacing that library would be. Thus, for computer system users who wish to achieve better price/performance through RISC computer systems, it is highly important that an economic and effective mechanism be provided for adapting, or "migrating," the user's library of application programs for execution on the RISC computer system.

Several choices are available to the user for program

10

15

20

25

migration. Recompiling or recoding can be employed, but these techniques are typically used for migrating programs written in high level language such as FORTRAN and which either have no detailed machine dependencies or have any existing machine dependencies removed by manual programming modifications.

Further, in recompiling or recoding, the user typically bears al responsibility for program modification and program behavioral quarantees.

Alternatively, interpretation procedures can be used, but the penalty for this approach typically is substantially reduced program performance.

More particularly, interpretation procedures are software programs that run on one computer and read a stream of subject instructions (which may well be instructions for a different type of computer) as data, and for each subject instruction to perform the indicated operation. Such procedures typically execute 10 to 100 machine instructions on the one computer to interpret a single subject instruction. Thus, interpretation procedures provide substantially reduced program performance, compared to direct execution of functionally-equivalent code on the one computer.

The most effective and efficient migration, however, involves code translation. In code translation, each instruction from an existing program is translated into one or more instructions in the language of the destination machine.

Accordingly, a translation of CISC programs to RISC programs, or

PCT/US92/01715 WO 92/15946

5

10

15

20

25

more generally a program translation in which the translated code has a relatively reduced instruction set, requires "multiple" or "many" instructions in the translated code for each instruction in the code being translated. However, in making "one to many" or CISC-to-RISC code translations, it is generally difficult to preserve many of the instruction behavior guarantees originally provided with the CISC or other relatively complex code.

One normal CISC guarantee that presents some difficulty in translation is the requirement that no other CISC instruction or portion thereof can be executed between the beginning and ending of a single CISC instruction. Accordingly, in translating CISC to RISC it is essential that this type of instruction wholeness or granularity be preserved. Preservation of instruction granularity requires that state or memory atomicity be preserved. Thus, either all memory accesses in an instruction must appear to happen or none must appear to happen in the translated code.

To preserve instruction granularity in the translation process, assurance must be provided that each set, or "granule," of translated instructions corresponding to each more complex instruction will execute to produce the same result that the corresponding more complex instruction would have produced. This must be true even though asynchronous events may occur during execution of any of the "granules" of simpler translated instructions.

The above cross-referenced and concurrently filed patent application (1870-0410) is directed to an invention that provides

10

15

20

25

for the preservation of instruction granularity in code translation and in execution of the translated code. Further, the (1870-0410 patent application) generally achieves state atomicity and specifically discloses a mechanism and procedure for assuring state atomicity in the case of one-write instructions in the CISC or other code to be translated.

A one-write instruction includes at most one state write that can possibly encounter an exception, but can include an unlimited number of exceptionless state writes. No overlap exists between the two kinds of state writes.

The term "exception" is meant herein to refer to any condition that prevents continuation of the execution of an instruction. Typical exceptions include:

- a. memory exceptions such as a page fault or an access violation;
- b. arithmetic exceptions such as a floating-point overflow or a divide-by-zero; and
- c. instruction exceptions such as an illegal operation code or a breakpoint instruction.

State atomicity is equivalent to instruction granularity in the case of a one-write instruction that is translated and executed in accordance with the 1870-0410 patent application. However, other kinds of instructions that must be translated include sequences that present special problems in achieving the preservation of state atomicity and instruction granularity. Such instructions include those that have:

a. a read-modify-write sequence that is "interlocked," or a read-modify-write that requires a partial-memory-word-write and that must be executed on a multiprocessor system with no

10

15

20

25

intervening write by another processor; and

b. multiple state writes that can possibly encounter an exception and must all appear either to happen or not to happen.

In these special cases, more particular mechanisms and procedures are needed to address the special circumstances faced while attempting to achieve state atomicity and instruction granularity in the translated code. In the case of instructions having multiple state writes, a state atomicity problem arises where an asynchronous event occurs during execution of an instruction sequence after at least one, before all of the state (memory or register) writes has been executed. exception could occur in one of the translated code instructions remaining to be executed in the sequence such that, if the instruction granule execution is either aborted or continued, a state error may be created since an irreversible state change may already have occurred with the one state write already executed.

In the case of executing translated code on a system having multiple processors with a common memory, a state atomicity problem may arise since a first processor in which the translated code is being executed may partially execute a read-modify-write sequence in an instruction granule, and subsequently, but before the read-modify-write sequence is completed, another processor may write to the state location addressed by the read-writemodify sequence. Again, if the instruction granule execution is either aborted or continued after the conflicting state access by the other processor, a state error may be created since an irreversible state change may already have occurred.

Accordingly, the present invention is directed to structural and procedures for producing and executing translated codes having relatively reduced instruction sets from existing codes having more complex instruction sets while preserving instruction granularity and state atomicity where the codes include instructions involving special circumstances such as multiple or partial writes, interlock instructions, and a multiprocessor execution environment. The present invention thus enables computer system price/performance improvements to be realized while preserving application code investments even in cases wher such special circumstances are present.

SUMMARY OF THE INVENTION

15

20

10

A system or method is provided for translating a first program code to a second program code and for executing the second program code while preserving instruction state-atomicity of the first code. The first program code is executable on a computer having a first architecture adapted to a first instruction set and the second program code is executable on a computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set.

25

A first computer translates the first code instructions to corresponding second code instructions in accordance with a pattern code that defines first code instructions in terms of

second code instructions. The second code instructions for each first code instruction are organized in a granular instruction sequence having in order at least two groups, a first group including those second code instructions that do instruction work other than state update and which can be aborted after execution without risking a state error, and a second group having all memory and register state update instructions including any. special write instruction required to implement the first code instruction being translated.

10

15

5

A first special write instruction is structured to include a first subsequence for processing a single write to a first memory location in accordance with a requirement that the first subsequence must be executed without any interruption and without any intervening conflicting writes to the first memory location by any other processor that may be coupled to the memory state. Further, a second special write instruction is structured to include a second subsequence for processing multiple writes that must all be executed without any interruption.

20

A second computer system is adapted with the second architecture to execute the second program code. During the second code execution, means are provided for determining the occurrence of each asynchronous event during second code execution, and the occurrence of each conflicting write to the first memory location by the other processor if it is coupled to the memory state.

25

Any granular second code instruction sequence is aborted for

10

15

20

25

a retry to preserve first code instruction state-atomicity and first code instruction granularity if an asynchronous event interrupt occurs during the sequence execution before all of the first group instructions have been executed or, if the first group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequent asynchronous event processing.

The first special instruction subsequence in any granular second code instruction sequence that includes the first subsequence is aborted for a retry until successful execution i completed if a conflicting write is made by the other processor before completion of execution of the first subsequence. Any granular second code instruction sequence that includes the fir subsequence is aborted for a retry if an asynchronous event interrupt occurs during attempted execution of the first subsequence.

The processing of an asynchronous event interrupt and is delayed and any granular second code instruction sequence being executed is completed A) if the second subsequence is included the granular instruction sequence and if the asynchronous event interrupt occurs at most after a first write during execution of the second instruction subsequence, or B) if the asynchronous event interrupt occurs after execution of all state update instructions in the second group that are subject to possible exception.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate one embodiment of the invention and, together with the description, provide an explanation of the objects, advantages and principles of the invention. In the drawings:

5

10

15

20

25

FIGURE 1 shows an overall functional block diagram indicating the general manner in which application programs are a.) created for execution by a first computer system (having a first instruction set and designated as X) and b.) translated with X instruction state-atomicity and instruction granularity in accordance with the present invention for execution by a different computer system (designated as Y) having a relatively reduced instruction set;

FIGURE 2 shows a generalized functional block diagram of the preferred X-Y translation program and a general purpose computer system in which the X-Y translation program is executed to generate, with X instruction state-atomicity, a Y executable application code from an input X application code;

FIGURE 3 shows a general flow chart for the X-Y translation program in accordance with the present invention;

FIGURE 4 shows a functional block diagram of the Y computer system with the translated or Y code loaded therein along with an instruction granularity control (IGC) program, a privileged architecture library (PAL) code routine, and a load locked

conditional sequence stored for controlling the Y code execution with preservation of instruction granularity and state-atomicity in accordance with the present invention;

FIGURES 5A and 5B show a flow charts representing functiona steps performed by the IGC program;

FIGURE 6 shows a diagram that symbolizes an X-Y code instruction translation involving multiple writes and the relationship of asynchronous events thereto;

FIGURE 7 shows the PAL code routine of FIGURE 4 with detail that indicates the manner in which it is employed in accordance with the present invention to preserve state atomicity and instruction granularity in the case of multiple memory writes; and

FIGURE 8 shows a flow chart representing of the load locked/store-conditional sequence of FIGURE 4 with detail that indicates the manner in which it is employed in accordance with the present invention to preserve state atomicity and instruction granularity in cases of partial-write and interlocked update instructions.

20

25

15

5

10

DESCRIPTION OF THE PREFERRED EMBODIMENT

As shown in FIGURE 1, an application program 10, written in source code, is one of a number of application programs held in a user's program library for execution in an X computer system 12.

The hardware architecture for the X computer system 12 is adapted

10

20

25

for operation with an X instruction set employed in producing an executable form of the program 10 or other application programs in the user's library.

To adapt the program 10 for use with a Y computer system 20, it is necessary for the executable form of the program 10 to be provided as a Y executable code 22 employing a Y instruction set to which the hardware architecture of the Y computer system 20 is adapted.

The Y instruction set generally employs fewer basic instructions than the X instruction set employs, and conversion of X code to Y code requires a "one to many" instructions translation. The X instruction set can be a CISC instruction set and the Y instruction set can be a RISC instruction set. For example, as specifically indicated for illustrative purposes in FIGURE 1, the X system can employ the VAX? architecture and the Y system can employ the VAX? RISC architecture both of which are supplied by Digital Equipment Corporation, assignee of the present application.

As shown in FIGURE 1, the application program 10 can be migrated to the Y executable code 22 in either an indirect path 24 or a direct path 26. Direct migration is obtained with the use of a Y compiler 28 and a Y linker 30. The resultant Y executable code is designated by the reference numeral 22B.

If a Y compiler 28 and Y linker 30 have never been developed or are unavailable, or if otherwise the user elects not to use the direct migration path 26 because of associated disadvantages,

· 5

10

15

the indirect path 24 is used in accordance with the present invention to migrate the X application program to the Y system t achieve both a program investment savings and a system performance gain.

In the indirect path, the program 10 is converted to executable code 14 for the X computer system 12 by means of an X compiler 16 and an X linker 18. The result is X executable code 14 which can run on the X computer system 12.

An X-Y translator 32 is provided the preferred embodiment to translate the X executable code 14 into the corresponding Y executable application code designated by the reference numeral 22A. The code translation is achieved so that the Y code executes to achieve accurately the X code results with instruction granularity and state atomicity even though the Y code is based on a reduced instruction set.

TRANSLATION OF X APPLICATION CODE TO Y APPLICATION CODE

A code translation system 40 (FIGURE 2) is employed to

implement the translator 32 referenced in FIGURE 1. The

translation system 40 includes a conventional general purpose
computer having a processor 42, a memory system 44, and various
input/output devices through which X application code 43 is input
for translation.

The translation results are generated in accordance with the present invention as Y code 45 which is ordered and otherwise

10

15

20

25

structured to define hard guarantees of the code being translated. Y code 45 is, particularly structured to facilitate a guaranteed preservation of X instruction granularity and state atomicity when the Y code is actually executed. As an example of hard CISC guarantees, the VAX? architecture includes the following guarantees and standards:

- 1. A single instruction must either run to completion or appear never to have started -- it is not allowed to partially execute an instruction, suspend it, do other instructions, and eventually restart the suspended instruction in the middle.
- 2. Memory is virtual, so any memory access may encounter a page fault or access-protection exception, causing the instruction not to complete.
- 3. A single instruction may write multiple memory locations; either all writes or none must occur. If none occurs, the instruction will be restarted at the beginning, not from the point of the failed write.
- 4. Memory operands may (partially) overlap, such that doing one of many writes and then stopping can overwrite source operands and make restarting the instruction impossible.
- 5. A single instruction may do a read-modify-write sequence.
- 6. Instruction operands are allowed to be an arbitrary byte length at arbitrary byte addresses, while memory hardware implementations typically can read or write only an integral number of aligned memory words, consisting typically of 4 or 8

bytes. Thus, a single operand can span 2 or more memory words, and accessing a single operand may involve accessing extra bytes in the first and last memory word.

7. In a multiprocessor system, accesses to adjacent bytes by different processors must always appear to be independent - i.e., writing byte 5 on one processor must not interfere with writing byte 6 on another processor, even if both writes involve read-modify-write sequences to the same memory word.

8. In a multiprocessor system, accesses via interlocked instructions must always appear to be atomic -- i.e., an interlocked read-modify-write to byte 4 on one processor must never interfere with an interlocked read-modify-write to the same location on another processor.

15

20

25

5

The memory system 44 includes, among other sections, a conventional data storage section 46 and a section 48 in which the computer operating system is stored. A basic element employed in X-Y code translation is a translation program 50 stored in another memory section. The input X code 43 is stored as an X code list 62. Further, to control the sequencing of Y instructions, Y instruction ordering criteria 52 are stored; and X-Y instruction code patterns 54 are stored to enable translation of both instruction operation specifiers and instruction operand specifiers.

A general flow chart is shown for the translation program 50

10

15

20

in its preferred form in FIGURE 3. Successive X instructions a entered sequentially by block 60 from the stored X code list 62 for processing through a program loop 64.

In the loop 64, functional block 66 generates Y instruction operation and operand specifiers which corresponds to the currently processed X instruction. The specifiers are generated in accordance with the stored X-Y code patterns 54 (FIGURE 2).

Next, as indicated by functional block 68, the resultant Y code is ordered in accordance with predetermined criteria that result in facilitated preservation of X instruction granularity during subsequent actual Y code execution.

A graphic representation of an X-Y instruction translation is shown in FIGURE 6.

Every X instruction generally provides for the elemental tasks of getting inputs, modifying inputs, placing the results i temporary storage, and providing a state update for memory and register locations. When an X instruction is translated to "many" Y instructions, the ordering criteria 52 (FIGURE 2) employed to organize the Y instructions preferably are those tha group and order the Y instructions in the Y code for the currently translated X instruction (granule) as follows:

- A first group G1 of instructions in the Y code are those that get inputs and place those inputs in temporary storage.
- 25 2. A second group G2 of instructions in the Y code ar those that operate on inputs and generate modified results and

10

20

25

store those results to temporary storage.

- 3. A third group G3 of instructions in the Y code are those that update X state (memory or register) and are subject t possible exceptions (as defined hereinafter).
- 4. A fourth and last group G4 of instructions in the code are those that update X state (memory or register) and are free of possible exceptions.

X memory state, which is represented by the reference character 95 in FIGURE 4, and X register state, which is represented by reference character 97, in FIGURE 4 refer to memory and register structure in the Y machine dedicated to be X code defined storage locations. X memory and register states can also be memory state and register state that are visible to the 3 architecture.

Additional information on the advantages of organizing the translated code instructions in the manner described, especially as applied to the case of simple one-write Y instructions, is set forth in the cross-referenced 1870-0410 patent application.

State atomicity essentially requires that all state accesses of the X instruction appear to happen without intervention or none appears to happen. This condition is needed to provide X instruction granularity. In a special case described below, X state atomicity is achieved through operation of the present invention thereby enabling X instruction granularity to be achieved.

With reference again to FIGURE 3, once the functional block

10

<u>_</u>5

20

25

68 orders the Y instruction code as described, test block 70 determines whether the current Y instruction is a boundary or "X granule" marker for the X instruction from which it was derived. Preferably, the yes and no bits resulting from the test for successively processed Y instructions are recorded in an X boundary instruction bit map by functional block 72.

18

Next, a series of tests are made to determine which of a plurality of translation processing branches is to be followed. Each branch corresponds to a generally predefined translation case (i.e., kind of X instruction), with those predefined cases that are classified as special requiring special translation processing for preservation of memory atomicity. In this embodiment, any of three branches 65, 67 and 69 may be followed according to the structural character of the X instruction currently being executed.

Generally, the branches 65, 67 and 69 process each X instruction to produce translated code that generally preserves hard guarantees of the and that particularly preserves state atomicity.

It is further noted that for the purposes of translation, is assumed that a single RISC store instruction of a single aligned longword (4 bytes) or quadword (8 bytes) is atomic on a RISC machine, in the sense that all bytes are modified simultaneously, and no other bytes are affected by the store. It is further assumed that all state is kept in either memory or registers, that memory accesses may create virtual-memory

15

20

25

PCT/US92/01715

exceptions, and that simple register moves never create exceptions. It is further assumed that a sequence of RISC instructions may be interrupted by external events at an arbitrary RISC instruction.

In Figure 3, the translation branch 65 is followed if test block 120 indicates that the current X instruction is a simple one-write instruction. In this case, processing is carried out as set forth in the cross-referenced 1870-0410 patent application. Specifically, as indicated by functional block 122, no special translation work is required and block 74 determines whether there are more X instructions to be translated. If so, execution of the program loop 64 is repeated.

With reference again to the translation flow chart, if the current X instruction is not a simple one-write instruction, a determination is made in test block 124 whether the X instruction is one of a plurality of predefined special one-write cases. In the present embodiment, there are two predefined special one-write cases, i.e., a partial write instruction and an interlocked update instruction. If either special one-write case applies, functional block 126 operates in the translation branch 67 to preserve state atomicity by inserting a state atomicity sequence into the translated code. The state atomicity sequence assures (at run time) either 1) completion of the partial write or the interlocked update if no interrupt occurs during the readmodify-write sequence, or 2) suspension of the partial write or the interlocked update for a retry if an interrupt does occur

10

15

20

during the read-modify-write sequence.

The state atomicity sequence inserted into the translated instruction code in the block 126 is preferably one that is called a load-locked/store-conditional sequence. A suitable hardware mechanism for implementing this sequence in the Y. computer system at run time is disclosed in the referenced Digital Equipment Corporation patent application PD90-0259.

A generalized flow chart is shown in FIGURE 8 to illustrate the run-time logic operation performed by the load-locked/store-conditional sequence designated by the reference character 126A. Thus, once the sequence 126A is called, functional block 128 loads the memory word for which a read-modify-write (RMW) operation is to be performed.

The modify tasks are performed by blocks 130, 132, and 134. In the illustrative case of adding a byte to a defined memory location, the block 130 performs a shift operation to provide byte alignment in the memory word. Next, the block 132 masks the byte to be changed with zeroes. Finally, the block 134 puts the masked byte in place in the memory word.

If during execution of the RMW sequence at run time another processor writes to the same memory location, the RMW sequence i failed to prevent interference between two independent memory writes. Block 136 executes a store-conditional to detect whethe another memory write to the same memory location has occurred during the read and modify portions of the RMW sequence. If no other write has occurred, the store-conditional is implemented s

25

15

20

that the modified memory word is written with state or memory atomicity maintained because their was no conflict with another write. Test block 138 ends the sequence. Further processing of the current Y instruction at run time then is controlled in accordance with instruction granularity control programming described more fully hereinafter.

If on block 136, another processor has made a write to the memory location of the word being modified during the read and memory portions of the RMW sequence, the store-conditional is cancelled thereby to preserve memory atomicity and the RMW sequence is retried later.

With reference again to the translation process in FIGURE 3, once the sequence 126A is placed into the current Y instruction, the block 74 tests for more X instructions. If more exist, can the branch 67 returns to the instruction enter block 60 to repeat the program cycle.

In summary of the case of processing a single-write CISC-to-RISC translation by the branch 67, a CISC instruction has one partial (1- or 2-byte) aligned write to state and the translated code is to be executed in a multiprocessor system, or an interlocked access is required. In this case, independent byte access and a read-modify-write sequence must be appropriately processed if state atomicity is to be preserved.

In the single-write case of the branch 67, the translation is constrained such that group 1 and 2 instructions do all the work of the CISC instruction except for memory and/or register

10

15

20

25

state update, including a load-locked of the single longword/quadword containing the operand to be updated. Group 3 instructions include a store-conditional instruction to the same longword/quadword, and group 4 instructions include branch-onfail instructions to the beginning of the sequence, followed by simple register moves.

A translated sequence that is interrupted before the instruction group 3 is completed fails the store-conditional instruction when restarted, and hence branches back to the beginning of the sequence. In addition, if another processor writes to the specified longword/quadword after a load-locked instruction but before the store-conditional instruction, the store-conditional will fail and hence branch back to the beginning of the sequence.

A translated sequence that is interrupted after the instruction group 3 is completed but before the instruction group 4 is completed is forced to complete the instruction group 4 by a mechanism interpreting forward through simple register moves as more fully considered in the cross-referenced application 1870-0410. The net effect is that each translated sequence either executes from beginning to end with no other translated sequence in the middle and no other write to the subject longword/quadword, or the execution of that sequence is suspended before the completion of group 3 and subsequently retried from the beginning.

With reference again to FIGURE 3, if test block 124 finds

that the X instruction being translated has no special one-write instruction, the translation branch 69 is entered and block 128 registers the fact that the X instruction being translated is another special case, i.e., a multiple-write X instruction. Functional block 130 then inserts in the translated instruction code a PAL_CALL routine 132 (FIGURE 7) to provide state atomicity for multiple-write instructions in a manner more fully described hereinafter.

The PAL_CALL routine 132 is called for execution at run time from a Privileged Architecture Library included in computer system 20 and typically available in many computer architectures to provide a mechanism for executing routines called from it with the highest operating system priority. In general, the PAL_CALL routine 132 executes all of the state writes with state atomicity if no asynchronous event interrupts occurred prior to the call for the routine, and if no possible exceptions are detected in the remaining sequence in the current Y code instruction granule. Otherwise, the PAL_CALL routine 132 is failed prior to its execution with memory atomicity preserved for a subsequent retry.

20

25

15

5

10

The PAL_CALL routine 132 is preferably implemented by hardware structure disclosed and described in the referenced patent application PD86-0114.

Reference is made to Figure 6 for a diagrammatic representation of the relationship of asynchronous events to the Y code instructions in the case of multiple writes. In this

10

15

20

25

special case, an arrow 75 indicates an asynchronous event that occurs after a first write is processed (by the PAL_CALL routine 132) but before all multiple writes are executed by the PAL_CALI routine 132. Generally, state atomicity can be preserved in this case by suspending execution of the interrupt until the PAL_CALI routine 132 and the rest of the instruction granule are executed

More particularly, the reference to the flow chart for PAL_CALL routine 132 shown in FIGURE 7, after the PAL_CALL routine 132 is called by a Y code granule being executed at run time for the translated code, it is entered as indicated by functional block 152. Next, block 154 tests whether an interrup has occurred during the sequence between RS and before the call for the PAL_CALL routine 132. If so, block 156 returns a fail message for the instruction sequence in order to preserve state atomicity, control is returned to the calling procedure through exit block 157 for a new try at executing the current Y code granule.

If no interrupts have occurred during that critical time preceding the PAL-CALL routine, test block 158 determines whether all state accesses remaining can be completed without any exceptions. If not, the block 156 again returns a fail message for the instruction sequence made to preserve state atomicity, and the routine is exited through block 157 to allow retry of the code sequence.

If remaining state accesses can be completed without exceptions, execution of the PAL_CALL routine 132 is initiated

10

15

20

25

and functional block 159 does a load-locked and modify of the first write if a partial write is specified. Block 160 then performs a store-conditional for a partial write or a store for full write.

Test block 162 determines whether the store-conditional failed in the case of a partial write. If so, the routine is preferably returned to the block 159 for a partial write retry as shown. If desired, a fail message can be returned instead at this point.

If a full write has been stored or once a partial write has been successfully stored, a first write in the multiple write sequence has occurred and all writes in the Y code sequence must be completed to preserve state atomicity as indicated by functional block 164.

Next, the second write in the Y code sequence is processed by a pre-write block 166, a store or store conditional block 168 is implemented, and a test block 170 is then executed for store-conditional failure. This operation is similar to the manner described for the processing of the first write by the blocks 158, 160 and 162. The same subset of processes (i.e., those contained in the blocks 158, 160 and 162) is performed for each subsequent write in the multiple write sequence as indicated by the single functional block 172 as each preceding write is successfully completed by a partial or full write. When all writes have been stored, block 174 indicates successful completion of the PAL_CALL routine 132 and an exit occurs through

10

15

20

25

the block 157. The current Y instruction granule can then be completed with state atomicity preserved.

As in the case of the translation branches 65 and 67 in FIGURE 3, the branch 69 finally checks whether additional X instructions need to be translated, and if so the block 60 enter the next X instruction for translation.

In summary of the case of processing a CISC to RISC . translation by branch 69, a CISC instruction has more than one write to state (because of multiple destinations, or a single unaligned destination). No interlocked state accesses fall into this case, but independent byte accesses must be appropriately handled and all or none of the specified writes must be performed if state atomicity is to be preserved.

The translation is constrained such that the instruction groups 1 and 2 start with a read-and-set instruction. Following those groups are instructions that do all the work of the CISC instruction except for memory and/or register state update, including possibly loads of each longword/quadword that will be updated. The instruction group 3 includes the PAL_CALL routine 132 that specifies all the stores, and the instruction group 4 includes a branch-on-fail to the beginning of the sequence, followed by simple register moves.

A translated sequence that is interrupted before the instruction group 2 completes clears a RISC state bit set by read-and-set, causing the PAL_CALL routine 132 to return a fail message and hence branch back to the beginning of the sequence.

10

15

20

25

With the use of hardware structure such as that described in th referenced PD86-0114, the PAL_CALL routine 132 enters a privileged sequence of non-interruptible RISC code.

The PAL_CALL routine 132 does no stores and returns a fail message where an intervening interrupt has occurred, i.e.,, if the RISC State bit set by read-and-set is clear. Otherwise, a probe is made of all the possible store locations checking for any possible virtual-memory exceptions. If any are encountered, the PAL_CALL routine 132 does not complete, the exceptions are taken, and the state bit set by read-and-set is cleared. This causes a subsequent reexecution of the PAL_CALL routine 132 to return a fail message, and hence branch back to the beginning of the sequence. Otherwise, the PAL_CALL routine 132 performs all indicated stores. While doing so, it uses the virtual memory information used in the previous probing, even if page tables in shared memory are being simultaneously updated by another Thus, no virtual memory exceptions are generated by processor. the stores.

For each partial-memory-word store, a load-locked/modify/store-conditional sequence is used by the privileged code. No previous stores have been done and the first such store-conditional fails (because another processor stores into the same memory word during the modify), an implementation may either return "fail" from the PAL_CALL routine 132, or it may repeat just the load-locked/modify/store-conditional sequence.

load-locked/modify/store-conditional sequences must be repeated inside the privileged code until they succeed. Upon completion of all the specified stores, the privileged code returns successfully, and the instruction group 3 is completed.

5

A translated sequence that is interrupted after the . instruction group 3 is completed but before the instruction group 4 is completed is forced to complete group 4 by a mechanism interpreting forward through simple register moves as set forth more fully in the cross-reference application 1870-410. The net effect is that the sequence either executes from beginning to end with no other translated sequence in the middle and no interfering write to the subject memory words, or it is suspended before the completion of the instruction group 3 and subsequently retried from the beginning.

15

10

When all of the X instructions have been translated through the branches 65, 67 and 69, the cyclic execution of the program loop 64 is terminated and the accumulated Y code is made available for output as indicated by functional block 76.

20

EXECUTING THE RESULTANT Y CODE WITH GUARANTEED X STATE ATOMICITY AND INSTRUCTION GRANULARITY

25

30

As shown in FIGURE 4, a Y processor 80 corresponding to the Y computer system 20 (FIGURE 1) is provided for executing the resultant Y code with X state atomicity and instruction granularity guaranteed to be preserved. Conventional data input/output devices 82 and an interval clock 84 are coupled to

10

15

20

the Y processor 80, and from time to time these devices generate interrupts constituting asynchronous events that demand a temporary diversion of processor operation from the Y code execution. Without the protection guarantee provided by the present invention, processor diversion caused by these or other interrupts is capable of causing a breakdown of X state atomicity and granularity in the execution of special kinds of instructions as previously described.

As shown in FIGURE 4, a block 86 represents the input of the generated Y code from an input device to a section 88 of a memory system 90 coupled to the Y processor 80, and a block 87 represents data outputs generated for output devices as a result of Y code execution. The memory system 90 also includes a conventional data section 92, a conventional operating system section 94, and includes the previously-noted X memory state 95. The Y processor 80 includes the previously-noted X register state 97.

An instruction granularity control program (IGC) 96 in memory system 90 is structured to supervise the execution of Y code for instruction granularity. Operation of the IGC program 95 in the execution of the Y code is more fully represented by the flow chart shown in FIGURES 5A and 5B.

Generally, single write and multiple write X instructions manslated to the Y code instruction granules are controlled by the IGC program 96 during execution of the Y code. In the case of simple single write instructions, all of the state atomicity

10

15

20

25

and instruction granularity control is directed as disclosed both in this specification and in the previously cross-referenced patent application 1870-0410. In the case of special single write instructions and multiple write instructions, state atomicity is controlled while the translated code for these instructions is executed as described herein in connection with FIGURES 3, 6 and 8 and otherwise in accordance with processing through the IGC program 96.

More specifically, the IGC program 96 (FIGURE 5A) starts as indicated at 98 with the generation of an asynchronous event.

Generally, an asynchronous event is defined as a diversion of the Y instruction stream due to interrupts that could potentially generate X state changes that are visible to the translated X code. Reference is again made to FIGURE 6 for an illustrative representation of the relationship of asynchronous events to an X granule of Y instructions which includes multiple writes.

With continued reference to the flow chart in FIGURE 5A, a temporary hold is placed on processing the asynchronous event by functional block 100, and the memory address of the Y instruction (designated as PC-AE) being processed at the time of the asynchronous event is recorded by functional block 102.

Next, the instruction-boundary bit map is checked by block 104 to determine whether the Y instruction PC-AE is an X instruction boundary. If it is, test block 106 directs the IGC program 96 over a path 107 to block 108 which allows interruption of the Y code execution for processing of the asynchronous event

. 10

15

20

25

without breaking X code instruction granularity.

If the Y instruction PC-AE is not an X instruction boundary functional block 110 aligns the Y instruction counter PC with the next backup or forward Y instruction that is an X instruction boundary. A program path 111 is then followed by the IGC program 96 to the block 108 for asynchronous event processing as previously described, again without breaking X code instruction granularity. In this instance, the asynchronous event has occurred at a point in time when only one or more but not all of the Y instructions have executed within an X instruction granule, and preservation of X instruction granularity is achieved through operation of the program block 110.

More particularly, as shown for the block 110 in FIGURE 5B, a forward scan of the Y instructions is made by functional block 112 in a program loop 113 to find the next Y instruction that is at an X instruction boundary. Test block 114 checks each forwardly scanned Y instruction to determine whether processing the interrupt prior to execution of the remaining Y instructions could produce a Y code execution result different from the result that would have been produced had the corresponding X code been executed with imposition of the same asynchronous event.

In making each forward Y instruction test, the test block 114 preferably determines whether an exception condition may be produced by attempted execution the Y instruction if the asynchronous event were allowed to be processed and the execution of the Y code sequence then resumed. Generally, an instruction

15

20

25

30

has an exception if it possibly cannot be completed. The following are the general classes of exceptions that, if identified to a forward Y instruction, generate a Y code abort the next backup Y instruction that is an X boundary:

 Memory management exceptions such as access contro violations or page faults.

 Arithmetic exceptions such as floating point overflow faults or divide by zero faults.

 Instruction exceptions such as illegal operation codes or breakpoint operation codes.

In the preferred embodiment of the invention, a list of the applicable exceptions for the code being translated is placed in storage accessible to the IGC program 96 during execution.

Exception determinations are thus made by referencing each forwardly scanned Y instruction against the stored exceptions list.

Successive Y instructions are tested in the forward scan, and if all scanned Y instructions show no exception, the remaining Y instructions are executed before asynchronous event processing is enabled by the block 108 (FIGURE 5A) without breaking X instruction granularity as previously described.

On the other hand, if a forwardly scanned Y instruction shows an exception under the test by the block 114, functional block 118 immediately backs up the Y program counter to the next backup Y instruction that is an X instruction boundary, and asynchronous event processing is again enabled by the block 108 (FIGURE 5A) without breaking X instruction granularity. In this manner, is avoided even the possibility of a break in X instruction granularity.

15

20

Overall, the present invention provides an effective mechanism for achieving "one to many" application code translations. The generated code is accurate to the original code in execution results as well as state atomicity and instruction granularity. The atomicity and granularity is guaranteed for simple one-write instructions as well as special instructions including multiple-write and read-modify-write single write types. Accordingly, investments in original CISC of similar code can be saved while price/performance benefits can simultaneously be achieved through use of the application code translations on RISC or other advanced price/performance computer systems having relatively reduced instruction sets.

Various modifications and variations can be made in the improved system and method for preserving instruction state-atomicity for translated program code of the present invention by those skilled in the pertaining art without departing from the scope and spirit of the invention. It is accordingly intended that the present invention embrace such modifications and variations to the extent they come within the scope of the appended claims and their equivalents.

WHAT IS CLAIMED IS:

second program code and for executing the second program code while preserving instruction state-atomicity of the first code, the first program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a second computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, the steps of said method comprising:

operating a first computer to translate the first code instructions to corresponding second code instructions;

organizing the second code instructions for each first code instruction into a granular instruction sequence having in order at least two groups, a first group including those second code instructions that do instruction work other than state update and can be aborted after execution without risking a state error, and a second group having all memory and register state update instructions including any special write instruction required to implement the first code instruction being translated;

including in a said second instruction group for predetermined single write instructions a first special write instruction having a first subsequence for processing a single write to a first memory location in accordance with a requirement that said first subsequence must be executed without any interruption and without any intervening conflicting writes to

. 49

said first memory location by any other processor that may be coupled to said memory state;

including in said second instruction group for multiple write instructions a second special write instruction to include a second subsequence for processing multiple writes that must all be executed without any interruption and without any conflicting writes by any other processor that may be coupled to said memory state;

operating said second computer system to execute the second program code;

determining the occurrence of each asynchronous event during second code execution;

determining during second code execution the occurrence of each conflicting write to said first memory location by said other processor if it is coupled to said memory state;

aborting for a retry any granular second code instruction sequence to preserve first code instruction state-atomicity and first code instruction granularity if an asynchronous event interrupt occurs during the sequence execution before all of the first group instructions have been executed or, if the first group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequent asynchronous event exocessing;

aborting and retrying until successful execution is completed said first special instruction subsequence if any

*PCT/US92/01715

granular second code instruction sequence that includes said first subsequence if a conflicting write is made by said other processor before completion of execution of said first subsequence;

aborting any granular second code instruction sequence that includes said first subsequence for a retry if an asynchronous event interrupt occurs during attempted execution of said first subsequence; and

delaying the processing of an asynchronous event interrupt and completing any granular second code instruction sequence being executed A) if said second subsequence is included in the granular instruction sequence and if the asynchronous event interrupt occurs at most after a first write during execution of said second instruction subsequence or B) if the asynchronous event interrupt occurs after execution of all state update instructions in said second group that are subject to possible exception.

- 2. A method as set forth in claim 1 wherein said first subsequence is a read-modify-write subsequence.
- 3. A method as set forth in claim 2 wherein said first subsequence is employed to implement a partial write instruction or an interlocked update instruction, said first subsequence including a load-locked store-conditional sequence that reads and modifies input data, conditionally stores the resultant data, and fails said first subsequence if a conflicting write has occurred during its execution or completes said first subsequence if no

- 2

3

4

5

. 6

7

8

3

5

6

7

8

9

10

11

12

13

14

15

16

17

- 8 conflicting write has occurred during its execution.
 - 4. A method as set forth in claim 1 wherein said second subsequence includes a single privileged architecture library (PAL) call routine that executes said second subsequence and all of the writes included therein once said PAL call routine is initiated, and wherein initiation of said PAL call routine is permitted if no interrupt has previously occurred in the execution of the current instruction sequence and if all remaining state access can be completed without exception.
 - A method as set forth in claim 4 wherein said PAL call 5. routine has a first subroutine that tests a first write to be executed to determine whether it is a partial write, performs a load-locked conditional-store to execute said first write if it is a partial write, selectively retries the load-locked conditional-store until it completes if the store-conditional fails as a result of a conflicting state write by said other processor during attempted execution of said first subroutine, completes the load-locked conditional-store-store if no conflicting state write has occurred during a first try if no retry is selected or during a subsequent retry if retries are selected, wherein said PAL call routine is locked in for completion upon completion of said first subroutine, and wherein a second subroutine next tests a second write to be executed to determine whether it is a partial write, performs a load-locked conditional-store to execute said second write if it is a partial write, retries the load-locked conditional-store until it

completes if the store-conditional fails as a result of a
conflicting state write by said other processor during attempted
execution of said second subroutine, and wherein each successive
execution of said second substantially
write to be executed is processed by a subroutine substantially
identical to said second subroutine until all writes are executed
to complete said PAL call.

- 6. A method as set forth in claim 5 wherein said first subroutine is retried until it completes successfully.
- second program code and for executing the second program code while preserving instruction state-atomicity of the first code, the first program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, the steps of said method comprising:

operating a first computer to translate the first code instructions to corresponding second code instructions in accordance with a pattern code that defines first code instructions in terms of second code instructions;

organizing the second code instructions for each first code instruction into a granular instruction sequence having in order least two groups, a first group including those second code instructions that do instruction work other than state update and can be aborted after execution without risking a state error, and

a second group having all memory and register state update instructions including any special write instruction required to implement the first code instruction being translated;

structuring a special write instruction to include a subsequence for processing a single write to a first memory location in accordance with a requirement that said single write must be executed without any interruption and without any intervening conflicting writes to said first memory location by any other processor that may be coupled to said memory state;

operating a second computer system adapted with the second architecture to execute the second program code;

determining the occurrence of each asynchronous event during second code execution;

determining during second code execution the occurrence of each conflicting write to said first memory location by said other processor if it is coupled to said memory state;

aborting for a retry any granular second code instruction sequence to preserve first code instruction state-atomicity and first code instruction granularity if an asynchronous event interrupt occurs during the sequence execution before all of the first group instructions have been executed or, if the first group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequent asynchronous event processing;

aborting for a retry until successful execution is completed

WO 92/15946

said special instruction subsequence in any granular second code instruction sequence that includes said subsequence if a conflicting write is made by said other processor before completion of execution of said subsequence;

aborting any granular second code instruction sequence that includes said subsequence for a retry if an asynchronous event interrupt occurs during attempted execution of said subsequence; and

delaying the processing of an asynchronous event interrupt and completing any granular second code instruction sequence being executed if the asynchronous event interrupt occurs after execution of all state update instructions in said second group that are subject to possible exception.

- 8. A method as set forth in claim 7 wherein said first subsequence is a read-modify-write subsequence.
- 9. A method as set forth in claim 8 wherein said first subsequence is employed to implement a partial write instruction or an interlocked update instruction, said first subsequence including a load-locked store-conditional sequence that reads and modifies input data, conditionally stores the resultant data, and fails said first subsequence if a conflicting write has occurred during its execution or completes said first subsequence if no conflicting write has occurred during its execution.
- 10. A method for translating a first program code to a second program code and for executing the second program code while preserving instruction state-atomicity of the first code,

. 27

the first program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, the steps of said method comprising:

operating a first computer to translate the first code instructions to corresponding second code instructions in accordance with a pattern code that defines first code instructions in terms of second code instructions;

organizing the second code instructions for each first code instruction into a granular instruction sequence having in order at least two groups, a first group including those second code instructions that do instruction work other than state update and can be aborted after execution without risking a state error, and a second group having all memory and register state update instructions including any special write instruction required to implement the first code instruction being translated;

structuring a special write instruction to include a subsequence for processing multiple writes that must all be executed without any interruption;

operating a second computer system adapted with the second architecture to execute the second program code;

determining the occurrence of each asynchronous event during second code execution;

aborting for a retry any granular second code instruction

sequence to preserve first code instruction state-atomicity and first code instruction granularity if an asynchronous event interrupt occurs during the sequence execution before all of the first group instructions have been executed or, if the first group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequent asynchronous event approcessing;

delaying the processing of an asynchronous event interrupt and completing any granular second code instruction sequence being executed A) if said subsequence is included in the granular instruction sequence and if the asynchronous event interrupt occurs at most after a first write during execution of said instruction subsequence or B) if the asynchronous event interrupt occurs after execution of all state update instructions in said second group that are subject to possible exception.

- 11. A method as set forth in claim 10 wherein said second subsequence includes a single privileged architecture library (PAL) call routine that executes said second subsequence and all of the writes included therein once said PAL call routine is initiated, and wherein initiation of said PAL call routine is permitted if no interrupt has previously occurred in the execution of the current instruction sequence and if all remaining state access can be completed without exception.
- 12. A method as set forth in claim 11 wherein said PAL call routine has a first subroutine that tests a first write to be

5

6

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

1

2

1

2

3

executed to determine whether it is a partial write, performs a load-locked conditional-store to execute said first write if it is a partial write, selectively retries the load-locked conditional-store until it completes if the store-conditional fails as a result of a conflicting state write by said other processor during attempted execution of said first subroutine, completes the load-locked conditional-store if no conflicting state write has occurred during a first try if no retry is selected or during a subsequent retry if retries are selected, wherein said PAL call routine is locked in for completion upon completion of said first subroutine, and wherein a second subroutine next tests a second write to be executed to determine whether it is a partial write, performs a load-locked conditional-store to execute said second write if it is a partial write, retries the load-locked conditional-store until it completes if the store-conditional fails as a result of a conflicting state write by said other processor during attempted execution of said second subroutine, and wherein each successive write to be executed is processed by a subroutine substantially identical to said second subroutine until all writes are executed to complete said PAL call.

- 13. A method as set forth in claim 12 wherein said first subroutine is retried until it completes successfully.
- 14. A method for translating a first program code to a second program code to facilitate preserving state atomicity of the first code when the second code is executed, the first

WO 92/15946 PCT/US92/01715

program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, the steps of said method comprising:

operating a first computer to translate the first code instructions to corresponding second code instructions in accordance with a pattern code that defines first code instructions in terms of second code instructions;

organizing the second code instructions for each first code instruction into a granular instruction sequence having in order at least two groups, a first group including those second code instructions that do instruction work other than state update and can be aborted after execution without risking a state error, and a second group having all memory and register state update instructions including any special write instruction required to implement the first code instruction being translated;

structuring a first special write instruction to include a first subsequence for processing a single write to a first memory location in accordance with a requirement that said single write must be executed without any interruption and without any intervening conflicting writes to said first memory location by any other processor that may be coupled to said memory state;

structuring a second special write instruction to include a second subsequence for processing multiple writes that must all

. 33

.10

30 be executed without any interruption;

structuring said first subsequence to abort for a retry until successful execution is completed if a conflicting write i made by said other processor before completion of execution of said first subsequence;

structuring said first subsequence to fail if an asynchronous event interrupt occurs during attempted execution of said first subsequence, thereby enabling a retry of the execution of any granular second code instruction that includes said first subsequence; and

structuring said second subsequence for privileged noninterruptible execution thereby delaying the processing of any asynchronous event interrupt during second code execution until after completion of the execution of said second subsequence.

15. A method for executing a second program code while preserving state atomicity of a first program code from which the second program code is translated, the first program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, the second code instructions for each first code instruction being organized into a granular instruction sequence having in order at least two groups, a first group including those second code instructions that do instruction work other than state update and can be

aborted after execution without risking a state error, and a
second group having all memory and register state update
instructions including any special write instruction required to
implement the first code instruction being translated, a first
special write instruction being structured to include a first
special write instruction as single write to a first memory subsequence for processing a single write to a first memory
subsequence for processing a single write
location in accordance with a requirement that said single write
must be executed without any interruption and without any
intervening conflicting writes to said first memory location by
any other processor that may be coupled to said memory state, and
a second special write instruction being structured to include a
second subsequence for processing multiple writes that must all
be executed without any interruption; the steps of said method
be executed without any intelligeton, one in
comprising:

operating a second computer system adapted with the second architecture to execute the second program code;

determining the occurrence of each asynchronous event during second code execution;

determining during second code execution the occurrence of each conflicting write to said first memory location by said other processor if it is coupled to said memory state;

aborting for a retry any granular second code instruction sequence to preserve first code instruction state-atomicity and first code instruction granularity if an asynchronous event interrupt occurs during the sequence execution before all of the first group instructions have been executed or, if the first

4.1

group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequent asynchronous event processing;

aborting for a retry until successful execution is complete said first special instruction subsequence in any granular secon code instruction sequence that includes said first subsequence is a conflicting write is made by said other processor before completion of execution of said first subsequence;

aborting any granular second code instruction sequence that includes said first subsequence for a retry if an asynchronous event interrupt occurs during attempted execution of said first subsequence; and

delaying the processing of an asynchronous event interrupt and completing any granular second code instruction sequence being executed A) if said second subsequence is included in the granular instruction sequence and if the asynchronous event interrupt occurs at most after a first write during execution of said second instruction subsequence or B) if the asynchronous event interrupt occurs after execution of said special instruction or after all state update instructions in said second group that are subject to possible exception.

16. A system for translating a first program code to a second program code and for executing the second program code in a manner that preserves instruction state-atomicity of the first code, the first program code being executable on a computer

having a first architecture adapted to a first instruction set and the second program code being executable on a computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, said system comprising:

a first computer system having a first processor for translating the first program code to the second program code and a first memory system coupled to said first processor;

means for translating each successive instruction in the first code to second code instructions in accordance with said pattern code for storage as the second program code in said first memory system;

means for organizing the second code instructions for each first code instruction into a granular instruction sequence having in order at least two groups, a first group including those second code instructions that do instruction work other than state update and can be aborted after execution without risking a state error, and a second group having all memory and register state update instructions including any special write instruction required to implement the first code instruction being translated;

means for structuring a first special write instruction to include a first subsequence for processing a single write to a first memory location in accordance with a requirement that said single write must be executed without any interruption and without any intervening conflicting writes to said first memory

. 54

location by any other processor that may be coupled to said memory state;

means for structuring a second special write instruction to include a second subsequence for processing multiple writes that must all be executed without any interruption;

a second computer system for executing the second code generated as output by said first computer system, said second computer system having said second architecture and having a second processor and a memory and register state including a second memory system coupled to said second processor;

means for determining during second code execution the occurrence of each asynchronous event and the occurrence of each conflicting write to said first memory location by said other processor if it is coupled to said memory state;

means for aborting for a retry any granular second code instruction sequence to preserve first code instruction state-atomicity and first code instruction granularity if an asynchronous event interrupt occurs during the sequence execution before all of the first group instructions have been executed or, if the first group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequent asynchronous event processing;

means for aborting for a retry until successful execution is completed said first special instruction subsequence in any granular second code instruction sequence that includes said

first subsequence if a conflicting write is made by said other processor before completion of execution of said first subsequence;

means for aborting any granular second code instruction sequence that includes said first subsequence for a retry if an asynchronous event interrupt occurs during attempted execution of said first subsequence; and

means for delaying the processing of an asynchronous event interrupt and completing any granular second code instruction sequence being executed A) if said second subsequence is included in the granular instruction sequence and if the asynchronous event interrupt occurs at most after a first write during execution of said second instruction subsequence or B) if the asynchronous event occurs after execution of all state update instructions in said second group that are subject to possible exception.

- 17. A system as set forth in claim 16 wherein said first subsequence is a read-modify-write subsequence.
- 18. A system as set forth in claim 17 wherein said first subsequence is employed to implement a partial write instruction or an interlocked update instruction, said first subsequence including a load-locked store-conditional sequence that reads and modifies input data, conditionally stores the resultant data, and fails said first subsequence if a conflicting write has occurred during its execution or completes said first subsequence if no conflicting write has occurred during its execution.

2

3

4

5

6

7

8

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15 .

. 16

17

18

19. A system as set forth in claim 16 wherein said second
subsequence includes a single privileged architecture library
(PAL) call routine that executes said second subsequence and al
of the writes included therein once said PAL call routine is
initiated, and wherein initiation of said PAL call routine is
permitted if no interrupt has previously occurred in the
execution of the current instruction sequence and if all
remaining state access can be completed without exception.

20. A system as set forth in claim 19 wherein said PAL call routine has a first subroutine that tests a first write to be executed to determine whether it is a partial write, performs a load-locked conditional-store to execute said first write if it is a partial write, selectively retries the load-locked conditional-store until it completes if the store-conditional fails as a result of a conflicting state write by said other processor during attempted execution of said first subroutine, completes the load-locked conditional-store if no conflicting state write has occurred during a first try if no retry is selected or during a subsequent retry if retries are selected, wherein said PAL call routine is locked in for completion upon completion of said first subroutine, and wherein a second subroutine next tests a second write to be executed to determine whether it is a partial write, performs a load-locked conditional-store to execute said second write if it is a partial write, retries the load-locked conditional-store until it completes if the store-conditional fails as a result of a

20

21

22

23

1

2

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

conflicting state write by said other processor during at	tempted
execution of said second subroutine, and wherein each suc	cessive
write to be executed is processed by a subroutine substan	tially
identical to said second subroutine until all writes are	executed
to complete said PAL call.	y.

- 21. A system as set forth in claim 20 wherein said first subroutine is retried until it completes successfully.
- 22. A system for translating a first program code to a second program code and for executing the second program code in a manner that preserves instruction state-atomicity of the first code, the first program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, said system comprising:

a first computer system having a first processor for translating the first program code to the second program code and a first memory system coupled to said first processor;

means for translating each successive instruction in the first code to second code instructions in accordance with said pattern code for storage as the second program code in said first memory system;

means for organizing the second code instructions for each first code instruction into a granular instruction sequence having in order at least two groups, a first group including

. 23

-43

those second code instructions that do instruction work other than state update and can be aborted after execution without risking a state error, and a second group having all memory and register state update instructions including any special write instruction required to implement the first code instruction being translated;

means for structuring a special write instruction to include a subsequence for processing a single write to a first memory location in accordance with a requirement that said single write must be executed without any interruption and without any intervening conflicting writes to said first memory location by any other processor that may be coupled to said memory state;

a second computer system for executing the second code generated as output by said first computer system, said second computer system having said second architecture and having a second processor and a memory and register state including a second memory system coupled to said second processor;

means for determining during second code execution the occurrence of each asynchronous event and the occurrence of each conflicting write to said first memory location by said other processor if it is coupled to said memory state;

means for aborting for a retry any granular second code instruction sequence to preserve first code instruction stateatomicity and first code instruction granularity if an asynchronous event interrupt occurs during the sequence execution before all of the first group instructions have been executed or,

if the first group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequent asynchronous event processing;

means for aborting for a retry until successful execution is completed said special instruction subsequence in any granular second code instruction sequence that includes said subsequence if a conflicting write is made by said other processor before completion of execution of said subsequence;

means for aborting any granular second code instruction sequence that includes said subsequence for a retry if an asynchronous event interrupt occurs during attempted execution of said subsequence; and

means including said second processor and said second memor system for delaying the processing of an asynchronous event interrupt and completing any granular second code instruction sequence being executed if the asynchronous event occurs after execution of all state update instructions in said second group that are subject to possible exception.

- 23. A system as set forth in claim 22 wherein said first subsequence is a read-modify-write subsequence.
- 24. A system as set forth in claim 23 wherein said first subsequence is employed to implement a partial write instruction an interlocked update instruction, said first subsequence including a load-locked store-conditional sequence that reads a modifies input data, conditionally stores the resultant data, a

.11

, 2

event interrupt occurs at most after a first write during execution of said second instruction subsequence or B) if the asynchronous event occurs after execution of all state update instructions in said second group that are subject to possible exception.

- 26. A system as set forth in claim 25 wherein said second subsequence includes a single privileged architecture library (PAL) call routine that executes said second subsequence and all of the writes included therein once said PAL call routine is initiated, and wherein initiation of said PAL call routine is permitted if no interrupt has previously occurred in the execution of the current instruction sequence and if all remaining state access can be completed without exception.
- 27. A system as set forth in claim 26 wherein said PAL call routine has a first subroutine that tests a first write to be executed to determine whether it is a partial write, performs a load-locked conditional-store to execute said first write if it is a partial write, selectively retries the load-locked conditional-store until it completes if the store-conditional fails as a result of a conflicting state write by said other processor during attempted execution of said first subroutine, completes the load-locked conditional-store if no conflicting state write has occurred during a first try if no retry is selected or during a subsequent retry if retries are selected, wherein said PAL call routine is locked in for completion upon completion of said first subroutine, and wherein a second

subroutine next tests a second write to be executed to determine
whether it is a partial write, performs a load-locked
conditional-store to execute said second write if it is a partial
write, retries the load-locked conditional-store until it
completes if the store-conditional fails as a result of a
conflicting state write by said other processor during attempted
execution of said second subroutine, and wherein each successive
write to be executed is processed by a subroutine substantially
identical to said second subroutine until all writes are executed
to complete said PAL call.

- 28. A system as set forth in claim 27 wherein said first is retried until it completes successfully.
- second program code to facilitate preserving state atomicity of the first code when the second code is executed, the first program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, said system comprising:

a first computer system having a first processor for translating the first program code to the second program code and a first memory system coupled to said first processor;

means for translating each successive instruction in the first code to second code instructions in accordance with said

SUBSTITUTE SHEET

1.7

. 38

pattern code for storage as the second program code in said firs memory system;

means for organizing the second code instructions for each first code instruction into a granular instruction sequence having in order at least two groups, a first group including those second code instructions that do instruction work other than state update and can be aborted after execution without risking a state error, and a second group having all memory and register state update instructions including any special write instruction required to implement the first code instruction being translated;

means for structuring a first special write instruction to include a first subsequence for processing a single write to a first memory location in accordance with a requirement that said single write must be executed without any interruption and without any intervening conflicting writes to said first memory location by any other processor that may be coupled to said memory state; and

means for structuring a second special write instruction to include a second subsequence for processing multiple writes that must all be executed without any interruption.

means for aborting for a retry until successful execution is completed said first special instruction subsequence in any granular second code instruction sequence that includes said first subsequence if a conflicting write is made by said other trocessor before completion of execution of said first

41 subsequence;

means including said second processor and said second memory system for aborting any granular second code instruction sequence that includes said first subsequence for a retry if an asynchronous event interrupt occurs during attempted execution of said first subsequence; and

means including said second processor and said second memory system for delaying the processing of an asynchronous event interrupt and completing any granular second code instruction sequence being executed A) if said second subsequence is included in the granular instruction sequence and if the asynchronous event interrupt occurs at most after a first write during execution of said second instruction subsequence or B) if the asynchronous event occurs after execution of all state update instructions in said second group that are subject to possible exception.

30. A system for executing a second program code while preserving state atomicity of a first program code from which the second program code is translated, the first program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a computer having a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, the second code instructions for each first code instruction being organized into granular instruction sequence having in order at least two

SUBSTITUTE SHEET

£З

. 14

<u>i</u>17

· 34

groups, a first group including those second code instructions
that do instruction work other than state update and can be
aborted after execution without risking a state error, and a
second group having all memory and register state update
instructions including any special write instruction required to
implement the first code instruction being translated, a first
special write instruction being structured to include a first
subsequence for processing a single write to a first memory
location in accordance with a requirement that said single write
must be executed without any interruption and without any
intervening conflicting writes to said first memory location by
any other processor that may be coupled to said memory state, an
a second special write instruction being structured to include a
second subsequence for processing multiple writes that must all
be executed without any interruption; said system comprising:
means for operating a second computer system adapted with
the second architecture to execute the second program code;
means for determining the occurrence of each asynchronous
event during second code execution;
means for determining during second code execution the
securrence of each conflicting write to said first memory
location by said other processor if it is coupled to said memory
state;
means for aborting for a retry any granular second code
instruction sequence to preserve first code instruction state-

stomicity and first code instruction granularity if an

asynchronous event interrupt occurs during the sequence executions before all of the first group instructions have been executed of the first group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequent asynchronous event processing;

means for aborting for a retry until successful execution completed said first special instruction subsequence in any granular second code instruction sequence that includes said first subsequence if a conflicting write is made by said other processor before completion of execution of said first subsequence;

means for aborting any granular second code instruction sequence that includes said first subsequence for a retry if an asynchronous event interrupt occurs during attempted execution said first subsequence; and

means for delaying the processing of an asynchronous event interrupt and completing any granular second code instruction sequence being executed A) if said second subsequence is includ in the granular instruction sequence and if the asynchronous event interrupt occurs at most after a first write during execution of said second instruction subsequence or B) if the asynchronous event interrupt occurs after execution of said special instruction or after all state update instructions in said second group that are subject to possible exception.

31. A method for translating a first program code to a

PCT/US92/01715

-25

second program code and for executing the second program code in a manner that preserves instruction state-atomicity of the first code, the first program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a computer havin a memory and register state and a second architecture adapted to a second instruction set that is reduced relative to the first instruction set, the steps of said method comprising:

operating a first computer to translate the first code instructions to corresponding second code instructions in accordance with a pattern code that defines first code instructions in terms of second code instructions;

organizing the second code instructions for each first code instruction into a granular instruction sequence having in order at least two groups, a first group including those second code instructions that do instruction work other than state update and can be aborted after execution without risking a state error, and a second group having all memory and register state update instructions including any special write instruction required to implement the first code instruction being translated;

including in said second instruction group at least a first special write instruction including a subsequence that must be processed as a whole without any intervening conflicting event;

operating a second computer system adapted with the second architecture to execute the second program code;

determining during second code execution the occurrence of

SUBSTITUTE SHEET

WO 92/15946 64

each intervening event that actually or possibly creates a conflict with memory atomicity of said first special write instruction;

aborting for a retry any granular second code instruction sequence to preserve first code instruction state-atomicity and first code instruction granularity if an asynchronous event interrupt occurs during the sequence execution before all of the first group instructions have been executed or, if the first group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequent asynchronous event processing;

aborting and retrying until successful execution is completed said first special instruction subsequence if any granular second code instruction sequence that includes said first subsequence if said first subsequence is a single write instruction including multiple steps and if a conflicting write is detected to have been made by another processor coupled to said memory state before completion of execution of said first subsequence;

aborting any granular second code instruction sequence that includes said first subsequence for a retry if said first subsequence is a single write instruction and if an asynchronous event interrupt is dated as a possible conflict during attempted execution of said first subsequence; and

delaying the processing of an asynchronous event interrupt

WO 92/15946

and completing any granular second code instruction sequence being executed A) if said first subsequence is a multiple write instruction and is included in the granular instruction sequence and if the asynchronous event interrupt occurs at most after a first write during execution of said first instruction subsequence or B) if the asynchronous event interrupt occurs after execution of all state update instructions in said second group that are subject to possible exception.

- 32. A method as set forth in claim 31 wherein said first special write instruction is a first special write instruction including a first subsequence for processing a single write to a first memory location in accordance with a requirement that said first subsequence must be executed without any interruption and without any intervening conflicting writes to said first memory location by any other processor that may be coupled to said memory state;
- 33. A method as set forth in claim 31 wherein said first special write instruction is a second special write instruction to include a second subsequence for processing multiple writes that must all be executed without any interruption.
- 34. A system for translating a first program code to a second program code and for executing the second program code in manner that preserves instruction state-atomicity of the first code, the first program code being executable on a computer having a first architecture adapted to a first instruction set and the second program code being executable on a computer havin

SUBSTITUTE SHEET

7	a memory and register state and a second architecture adapted to
8	a second instruction set that is reduced relative to the first
9	instruction set, and system comprising:
10	a first computer system having a first processor for
11	translating the first program code to the second program code and
12	a first memory system coupled to said first processor;
13	means for translating each successive instruction in the
14	first code to second code instructions;
15	means for organizing the second code instructions for each
16	first code instruction into a granular instruction sequence
.17	having in order at least two groups, a first group including
18	those second code instructions that do instruction work other
19	than state update and can be aborted after execution without
20	risking a state error, and a second group having all memory and
21	register state update instructions including any special write
22	instruction required to implement the first code instruction
23	being translated;
24	a second computer system for executing the second code
25	generated as output by said first computer system, said second
26	computer system having said second architecture and having a
27	second processor and a memory and register state including a
28	second memory system coupled to said second processor;
29	means for determining during second code execution the
30	occurrence of each intervening event that actually or possibly
31	creates a conflict with memory atomicity of said first special
32	write instruction;

. 36

و3ي

.56

means for aborting for a retry any granular second code instruction sequence to preserve first code instruction state-atomicity and first code instruction granularity if an asynchronous event interrupt occurs during the sequence execution before all of the first group instructions have been executed or if the first group instructions have been executed, before the execution of any second group instruction that is subject to a possible exception, thereby enabling subsequence asynchronous event processing;

means for aborting for a retry until successful execution is completed said first special instruction subsequence in any granular second code instruction sequence that includes said first subsequence change if said first subsequence is a single write instruction including multiple steps and if a conflicting write is detected to have been made by said other processor before completion of execution of said first subsequence;

means for aborting any granular second code instruction sequence that includes said first subsequence for a retry if said first subsequence is a single write instruction and if an asynchronous event interrupt occurs during attempted execution of said first subsequence; and

means for delaying the processing of an asynchronous event interrupt and completing any granular second code instruction sequence being executed A) if said first subsequence is a multiple write instruction and is included in the granular instruction sequence and if the asynchronous event interrupt

• •	occurs at most after a first write during execution of said firs
	instruction subsequence or B) if the asynchronous event occurs
61 ^	after execution of all state update instructions in said second
62	group that are subject to possible exception.







FIGURE 1










FIGURE 5A







FIGURE 5B







lication No I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 4 According to International Patent Classification (IPC) or to both National Classification and IPC. G06F9/44 Int.Cl. 5 G06F9/455; II. FIELDS SEARCHED Minimum Documentation Searched? Classification Symbols Classification System G06F Int.Cl. 5 Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched III. DOCUMENTS CONSIDERED TO BE RELEVANT? Relevant to Claim No.13 Citation of Document, 11 with indication, where appropriate, or the relevant passages 12 1,7,10, SIGPLAN NOTICES 14-16, vol. 22, no. 7, July 1987, US A 22,25, pages 1 - 13; 29-31 C. MAY: 'MIMIC: A Fast System/370 Simulator' see the whole document 1,7,10, 14-16, IEEE MICRO vol. 7, no. 1, February 1987, NEW YORK, US A 22,25, pages 60 - 71; 29-31 K. J. MCNELEY ET AL.: 'Emulating a Complex Instruction Set Computer with a Reduced Instruction Set Computer' see the whole document inter document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the * Special categories of cited documents: 10 "A" document defining the general state of the art which is not considered to be of particular relevance "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step earlier document but published on or after the interactional filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled "O" document referring to an oral disclosure, use, exhibition or in the art other means "P" document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of Mailing of this International Search Report IV. CERTIFICATION Date of the Actual Completion of the International Search 2 0 JUIL 1992 26 JUNE 1992 1 Signature of Anthorized Officer International Searching Authority FONDERSON A.I.

EUROPEAN PATENT OFFICE

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)